Re: ADP2504 EVB Board Gerber File
James here are the gerber files you are looking for.09_038514a is for the board in the UG-06009_039224a is for the board in UG-038 hope this works for you,Aaron
View ArticleRe: Which Tools Versions - Vivado 2014.2?
Istvan, Will the development branch (/dev), which is based on Vivado 2014.4, eventually be rolled into a stable release? I need to advise customer on which version of Vivado (2014.2 or 2014.4) to lock...
View ArticleRe: HMC311ST89 Output negative？
Hi, Typical phase of s21 changes with frequency. AT 10 MHz, phase(s21) is around 180 degrees. And at 2.5 GHz, phase is around -100 degrees. That 280 degrees will be spanned from 10 MHz to 2.5 GHz.That...
View ArticleRe: AD9361 IP Core Zynq BRAM ReductionAD-FMCOMMS3-EBZ
Hi Rejeesh, Thanks for the updated wiki. I do have a question about multiple cores in the master/slave scenario. I am using two AD9361 external devices connecting to two axi_ad9361 cores in a Zynq. I...
View ArticleRe: Programming AD9914 over SPI
If you're trying to program the AD9914 evaluation board externally, I would first try something simple like program the AD9914 to disable the SYNC_CLK at SMA connector J100 . That way, you could...
View ArticleClik here to view.
Re: ADP5071 EVB Board Gerber
Dear Cuttlefish, I think these are the files you are looking for aaron
View ArticleAD9144 FMC reference design
Hello, Do you guys have reference designs for the AD9144-FMC-EBZ on the VC707 board or other xilinx boards that I can use to start with? If so, can I use two AD9144-FMC-EBZ and plug them into the...
View ArticleVivado 2014.4 support
I understand the AD9361 HDL reference design development branch (/dev) is based on Vivado 2014.4. Will this be rolled into a stable release, and if so, when is it planned? I need to advise customer on...
View ArticleDriver ad6676.c warnings
There are 2 warnings in the ad6676.c driver compiling time: drivers/iio/adc/ad6676.c: In function 'ad6676_shuffle_setup':drivers/iio/adc/ad6676.c:408:11: warning: 'reg_val' may be used uninitialized in...
View ArticleIOUT from AD9850
Hi,I'm reading the datasheet of AD9850 and I didn't find the caracteristics of Output signal (pin IOUT). I'd like to know if that signal is symetric or asymetric and in which range it belongs to when...
View ArticleRe: ADV7181C CP analog clamping
Hi Boris,I believe for non-standard format you just have to choose the script that closely matches and tweak the parameters. Let me forward the question to specialist on CP analog clamping for more...
View ArticleRe: Two tone sample on dma_setup or dds_setup for FMCOMMS1
Hi Dragos and Nazrin, I had same problem. Apperently in NO OS design DAC gain is to high, so power of input signal to IQ modulator is too high (mixers are in non linear regime). I make it work properly...
View Articlead6676.c Driver
There are lines 504 and 508 in ad6676.c:ret = clk_prepare_enable(conv->clk);conv->clk = clk;The clk_prepare_enable() returns -5. When I call clk_prepare_enable(clk) all work fine.How it will be...
View ArticleClik here to view.
Re: Booting BF-592 Eval Board
Hi,thanks for the reply. I understand now the spimaster switch. But i still have the trouble with loading a file from flash. I do as u said to generate the loader file and then flash it onto the memory...
View ArticleRe: ADV8005 evaluation board and switching primary output problem
What resolution is the Blu-ray player outputting? Is it 1080p24, 1080p60, 2160p24? -Matt
View ArticleRe: Hey i guys, i cannot program the eeprom?
I would suggest checking to see if you have set JP1 according to the Elektor instructions--I imagine that pulls down the WP pin of the EEPROM and/or the SELFBOOT pin of the ADAU. Then I'd scope the...
View ArticleAD 7476 Interfacing Code in Verilog
Hi, I am a research assistant and looking to use the AD7476 (on board the digilent PMOD AD1) with the Avnet Zedboard. I notice that you do have a reference design for the Avnet Zedboard, but it is...
View ArticleRe: The relation between jitter of clock and SNR
Hi Jacky, f(analog) is the frequency of the analog input signal. It is not the sample clock frequency. Page 4 of MT-007 http://www.analog.com/media/en/training-seminars/tutorials/MT-007.pdf has a...
View Article