Quantcast
Channel: EngineerZone: Message List
Browsing all 22625 articles
Browse latest View live

Re: Trouble writing some AD9361 PHY registers using libiio

It looks complicated, but it's just because I have helper functions and a lot of return codes and error handling I guess. Anyway, I changed one of my methods implementation to reflect something similar...

View Article


ADM7170, ADM7171, ADM7172 soft start

Is the soft start cap used to bypass the reference?Is there a max SS cap I can use?The description says also that SS needs to be left open when not used, but could the SS pin be used also as a REF in...

View Article


Re: Parallel DAC with High Voltage Output (+18V)

Thank you Mark. I haven't found any other way to give negative reference as Vref so I am fine with the inverting opamp method. I still have some doubts. I need to generate Vout from 0 to +Vref (+18V),...

View Article

BF/VDK - Changing stack pointer on ISR entry

Hi, I have a multi-threaded VDK project in C running on a BF518 platform. Each thread has its own stack space on the heap memory (placed into SDRAM). This stack space is also used by the interrupt...

View Article

Re: Debug data on DAC is not same as debug data on ADC?

Hi Mohd, There are many factors that change the signal as it goes from the DAC to the RF back to the ADC. So if you need to get the same digital signal back there are a lot of signal manipulation and...

View Article


Re: AD9625 + HSC-ADC-EVALEZ

Hi Ian, Thank you for the email. Can we continue our discussion on the FPGA HDL code offline? Thanks!Rosanah

View Article

ADF4360-9 Minimum components needed when not using RFout A or B

We are using the ADF4360-9 in an application that only uses the DIVOUT signal and does not make use of the RF output pins A&B.  Can these pins be left unconnected?  If not, what are the minimum...

View Article

Re: AD5700 Carrier Detect Off Timing issue

Hi, The figure you're pointing out is the end of the HART communication which is the period between the valid carrier being present and the CD pin being disasserted. The HART specifications allow a...

View Article


Re: ADM7170, ADM7171, ADM7172 soft start

Luca, The SS pin was never intended to work this way so we'd have to test it in the lab to see what happens.  Here's a brief explanation of how the SS pin works... The SS cap does not bypass the...

View Article


Image may be NSFW.
Clik here to view.

Re: ADF4351 PLL programming question

Yes, they said they provide support only for using complete USRP software defined radio kit. I am only using their transceiver. That board has 2 PLLs and both show same error so I think I am missing...

View Article

Re: Using a iCoupler gate driver as a solid-state relay

Thanks Sherry, It is a very workable solution, but only cost effective for high power applications like line voltage and multiple amps. MSCantrell

View Article

ADV7619 VSYNC output issue

Hi, I am using an ADV7619 to receive 4k HDMI signal. It's pixel bus is configured in 2x24-bit 4:4:4 SDR interleaved mode. The pixel bus is connected to an FPGA. I have an issue, that sometimes, when I...

View Article

Re: AD22302 fourth generation i-MEMs : sensor axes orthogonal ?

Hi Didier, i-MEMS is an ADI proprietary process of integrating sensor and electronics on the same die.  We have recently moved away from that for some of our products.  So today our products are a mix...

View Article


Thread and Heap management functions in CCES?

Hi, I'm migrating a project from VisualDSP++ v5.0 to CCES v1.0.3 and there are a few functions that were used as part of VDK that I have been unable to find an equivalent to when using uCOS-III and...

View Article

Re: ADXL 212 : Alignment error between X and Y : a mistake ?

Didier, The 0.01deg is typo sorry.  The correct value is 0.1deg. regards,Venkat

View Article


Re: ADRF6518 output noise, dBV/Hz or dBV/sqrt(Hz)

Hi Donald, Let me confirm this, but I'm pretty sure it is dBV/sqrt(Hz).  This is in contrast to the dBm/Hz that people have traditionally worked in. This is because the dBV/sqrt(Hz) is basically just...

View Article

Re: Parallel DAC with High Voltage Output (+18V)

Hi Mark, sorry I framed my last question wrong. I meant to say though I have power supply upto +18V from a LDO for the opamps but maximum available precision voltage reference available is +10V given...

View Article


Re: ADXL... accelerometers : 0g drift equal or different between X and Y ?

Didier, Sorry I didn't fully understand your question.  Are you looking for a way to calibrate offset of the individual axes?  Any initial offset calibration that is performed will hold irrespective of...

View Article

Re: Is AD8302 a lock-in amplifier?

Hi Andy, The AD8302 is not a lock-in amp, or at the very least, it is best not to think of it as such.  The phase detector is an XOR style that basically detects the zero crossings of the limited...

View Article

Image may be NSFW.
Clik here to view.

Re: Increasing phase measurement accuracy around 0/180/-180 degrees for AD8302

Hi Andy, Here's the answers to your questions: 1)  You cannot fundamentally increase the accuracy at 0, 180 and -180 degrees of phase.  The accuracy is what the accuracy is, and is inherent in the XOR...

View Article
Browsing all 22625 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>