Hi Said,
I've attached a guide for using the external trigger feature of the HSC-ADC-EVALEZ. With the existing FPGA code, there will be a time uncertainty of about 100ns with respect to the external trigger.
Does this meet your trigger need? Unfortunately this does not help with deep capture/sample size.
Thanks,
Doug