Data bits come out at the same time. tddrx and tdddv are relative timing specifications for DATA_CLK to data output bus and RX_FRAME. Please look at Figure 81. Data Port Timing Parameter Diagrams—LVDS Bus Configuration in UG-570.
Some delay timing adjustments can be made on chip. Please take a look at registers 0x006 and 0x007.