It is possible that signal integrity is being impacted by layout, stubs and your measurement setup. Do you have the line terminated on the FPGA end?
You could perhaps select another LVDS pair to probe at an FPGA input and see if you can eliminate your layout/measurement setup as a source of signal integrity degradation.