Re: AD9910 Phase offset validation

Yes, with a 1GHZ system clock 79 SYSCLK cycles is 79ns.  After the profile register is changed with the new phase offset and the update pulse is sent, you will not see the phase change on the output until 79ns later.