Figure 5 does not show the specific timing for a RGB 444. What I want to know is: Given that the LLC clock is 2x (27Mhz), does the adv7181d transmits 2x 720, or 1440 pixels, requiring my FPGA to only sample on rise an fall edges ON EVERY OTHER CLOCK CYCLE, in order to obtain 720 RGB samples?
↧