Quantcast
Channel: EngineerZone: Message List
Viewing all articles
Browse latest Browse all 22625

Re: Modifying HDL Design, FMCOMMS5 and ZC706

$
0
0

So what about the PL design of collecting from different AXI-streams, can Xilinx interconnects be used?

 

And then how to solve/split this in the libiio layer ?


Viewing all articles
Browse latest Browse all 22625

Trending Articles