Re: Regarding AD9361 Calibrations

I didn't verify digital loop back (I felt its fine). I will try that and I am collecting samples in the FPGA on chip RAM and plotting MATLAB. Bw=5MHz, mode is SDR so the DATA_CLK is 10 MHz and RX_FRAME toggles at 5 MHz.