Are there instructions for how to build this somewhere? I've gone through the process of building the ad9361 project in Vivado, but ran into a number of issues with versions. I was attempting to use 14.1 and had to update the revision for the cores called out in the TCL scripts.
What version of Vivado are you guys using and what is the expected flow for creating the FSBL and example HDL?